B.Sc. (Part-II) (With Credits)-Regular-Semester 2012 Sem III

B.Sc.23132 - Electronics-II (Digital Electronics - I) Paper-II

P. Pages : 2 Time : Three Hours			All questions are compulsory and carry equal marks. Draw neat and labelled diagrams wherever necessary. Use of log table and calculator are allowed.	
	Notes: 1. 2. 3.			
1.	Either			
	a)	i) Draii) SirFor the gi) Wr	given logic equation $f(A, B, C) = ABC + B\overline{C}D + \overline{A}BC$ aw a truth table mplify using k-map given logic equation $f(A, B, C, D) = \pi M(0, 1, 6, 7, 8, 11, 12, 14, 15)$ rite the logic equation in POS form mplify using k-map	5
			OR	
	b)		demultiplexer? Explain the operation of 1:4 DEMUX. using basic gates. Design MUX using 1:4 DEMUX.	6+4
2.	Either			
	a)	What is encoder? Draw the logic diagram of decimal to BCD encoder & explain its working with truth table.		2+8
			OR	
	b)	What is half adder? Explain it with logic diagram and truth, table. Draw the logic diagram of 4 bit binary adder. Explain its working.		
3.	Either			
	a)	What is timing of	meant by clocked flip flop? Explain the working clocked SR FF. Also draw the liagram.	10
			OR	
	b)		the main disadvantage of JK FF? How is it overcome in JKMS FF? Explain. toggle flip flop? State its application.	10

4. Either

What is meant by modulus of a counter? How the required number of flip flops are **10** a) calculated in modified counter. Draw the logic diagram of 4 bit down counter and explain its working. Write the count sequence and draw the timing diagram. OR How many flip flops are required for mod 9 counter? b) 2+8Design and explain the mod-8 up synchronous counter. Write the count sequence for the counter. 5. What is Karnaugh map? Draw the two and four variable k-map. $2^{1/2}$ a) Explain 2 line to 4 line decoder. $2^{1/2}$ b) c) What is meant by: $2^{1/2}$ Active high preset / clear inputs. i) ii) Active low preset / clear inputs. A synchronous counter is faster than an asynchronous counter. Justify the statement. $2^{1/2}$ d)
