S.Y.B.Sc.(Part-II)(With Credits)-Regular-Semester 2012 Sem IV B.Sc.24132 - Electronics : Paper-II (Digital Electronics-II)

n	D		
Ρ	Pages	٠	- I
1.	1 agos	٠	1

GUG/S/17/5603

Time : Three Hours		e Hours	$\begin{array}{c} \bullet \bullet$	Max. Marks : 50	
	Notes	: 1. 2. 3.	All questions are compulsory and carry equal marks. Draw neat and well labelled diagram wherever necessary. Use of log table/ Calculator is allowed.		
1.]	Either			
	a)]	What ar Explain diagram	e left shift and right shift registers? the working of 4 bits right shift register and draw its necessary timing . State any two applications of shift register.	2+6+2	
	b)	Explain i) Wo ii) Wo How ma RAM ch	the expansion of memory size on the basis of ord size, and ord capacity. any memory chips are required to design 2K bytes memory using 256 bytes hip.	8+2 of	
2.	a)	Either What ar Explain	e static and dynamic RAMs. construction and working of static RAM. Cell	3+7	
	b)	Explain Explain State its	the basic structure of CCD. the operation of CCD. any two applications.	3+5+2	
3.]	Either			
	a)]	What ar Explain Explain	e D/A and A/D converters? its need in digital systems. the working of weighted Resistor Ladder type D/A converter.	2+2+6	
	b)	What are drawbacks associated with a weighted resistor ladder? How are they removed in R-ZR ladder type D/A converter? Explain working of R-2R ladder type D/A converter.			
4.]	Either			
	a)]	Draw bl Explain	ock diagram of digital clock. its principle and working.	3+7	
	b)	OK Draw the block diagram of counter type A/D converter. And explain its construction and working. Draw its timing diagrams.			
5.		a) Wh b) Dra c) Wh Giv d) Exp	hat is buffer register? Explain. aw diagram of MOS RAM Cell and explain its working. hat will be the output voltage of a 4 bit R-2R ladder for binary input of 1101 ven logic $0 = 0V$, Logic $1 = 8V$ plain the use and working of sample and hold circuit.	2½ x 4	
